


# M4i.44xx-x8 - 14/16 bit Digitizer up to 500 MS/s

- Up to 500 MS/s on four channels
- Up to 8 synchronous Digital Inputs (Option)
- Ultra Fast PCI Express x8 Gen 2 interface
- Separate dedicated ADC and amplifier per channel
- 6 input ranges: ±200 mV up to ±10 V
- 2 GSample (4 GByte) on-board memory
- Window, re-arm, OR/AND trigger
- Synchronization of up to 8 cards per system
- Features: Single-Shot, Streaming, Multiple Recording, Gated Sampling, ABA, Timestamps and optional Average and Statistics
- Boxcar Average (high-resolution) mode to increase resolution
- Direct data transfer to CUDA GPU using SCAPP option

Speed	SNR	ENOB
130 MS/s	up to 72.0 dB	up to 11.6 LSB
250 MS/s	up to 71.6 dB	up to 11.6 LSB
500 MS/s	up to 68.0 dB	up to 11.0 LSB







- PCle x8 Gen 2 Interface
- Works with x8/x16 PCle slots
- Sustained streaming mode more than 3.4 GB/s\*\*



#### **Operating Systems**

- Windows 7 (SP1), 8, 10, 11
   Server 2008 R2 and newer
- Linux Kernel 3.x, 4.x, 5.x, 6.x
- Windows/Linux 32 and 64 bit

#### **Programming Languages**

- C, C++, C#, Python
- Julia, Java, VB.NET, Delphi
- IVI

#### **Supported Software**

- SBench 6
- MATLAB
- LabVIEW

Model	Resolution	1 channel	2 channels	4 channels
M4i.4451-x8	14 Bit	500 MS/s	500 MS/s	500 MS/s
M4i.4450-x8	14 Bit	500 MS/s	500 MS/s	
M4i.4421-x8	16 Bit	250 MS/s	250 MS/s	250 MS/s
M4i.4420-x8	16 Bit	250 MS/s	250 MS/s	

#### **Export-Versions**

Sampling rate limited versions that do not fall under export restrictions

Model		1 channel	2 channels	4 channels
M4i.4481-x8	14 Bit	400 MS/s	400 MS/s	400 MS/s
M4i.4480-x8	14 Bit	400 MS/s	400 MS/s	
M4i.4471-x8	16 Bit	180 MS/s	180 MS/s	180 MS/s
M4i.4470-x8	16 Bit	180 MS/s	180 MS/s	

# **General Information**

The M4i.44xx-x8 series digitizers deliver the highest performance in both speed and resolution. The series includes PCle cards with either two or four synchronous channels where each channel has its own dedicated ADC. The ADC's can sample at rates from 130 MS/s up to 500 MS/s and are available with either 14 bit or 16 bit resolution. The combination of high sampling rate and resolution makes these digitizers the top-of-the-range for applications that require high quality signal acquisition.

The digitizers feature a PCI Express x8 Gen 2 interface that offers outstanding data streaming performance. The interface and Spectrum's optimized drivers enable data transfer rates in excess of 3.4 GB/s\*\* so that signals can be acquired, stored and analyzed at the fastest speeds.

While the cards have been designed using the latest technology they are still software compatible with the drivers from earlier Spectrum digitizers. So, existing customers can use the same software they developed for a 10 year old 200 kS/s multi-channel card and for an M4i series 500 MS/s high resolution digitizer!

<sup>\*\*</sup>Throughput measured with a motherboard chipset supporting a TLP size of 256 bytes.

## **Software Support**

#### Windows drivers

The cards are delivered with drivers for Windows 7, Windows 8 and Windows 10 (32 bit and 64 bit). Programming examples for Visual C++, C++ Builder, Delphi, Visual Basic, VB.NET, C#, Julia, Python, Java and IVI are included.


#### **Linux Drivers**



All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for GNU C++,

Python and Julia, as well as the possibility to get the kernel driver sources for your own compilation.

## SBench 6



A base license of SBench 6, the easy-to-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, display acquired data and make some basic measurements. It's a valuable tool for checking the card's performance and assisting with the unit's initial

setup. The cards also come with a demo license for the SBench 6 professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all acquisition modes including data streaming. Data streaming allows the cards to continuously acquire data and transfer it directly to the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE, GNOME and Unity) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

## **Third-party products**

Spectrum supports the most popular third-party software products such as LabVIEW or MATLAB. All drivers come with detailed documentation and working examples are included in the delivery.

## SCAPP - CUDA GPU based data processing



For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers, AWGs or Digital Data Acquisition

Cards and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU's multiple (up to 10000) processing cores and large (up to 48 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the full PCle transfer speed to and from the GPU card. The SDK includes a set of examples for interaction between the Spectrum card and the GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data de-

multiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.

## **Hardware features and options**

#### PCI Express x8




The M4i series cards use a PCI Express x8 Gen 2 connection. They can be used in PCI Express x8 and x16 slots with Gen 1, Gen 2, Gen 3 or Gen4. The maximum sustained data transfer rate is more than

3.3 GByte/s (read direction) or 2.8 GByte/s (write direction) per slot. Server motherboards often recognize PCI Express x1, x2 or x4 connections in x8 or x16 slots. These slots can also be used with the M4i series cards but with reduced data transfer rates.

#### **Connections**

- The cards are equipped with SMA connectors for the analog signals as well as for the external trigger and clock input. In addition, there are five MMCX connectors that are used for an additional trigger input, a clock output and three multi-function I/O connectors. These multi-function connectors can be individually programmed to perform different functions:
- Trigger output
- Status output (armed, triggered, ready, ...)
- Synchronous digital inputs, being stored inside the analog data samples
- Asynchronous I/O lines

#### **Input Amplifier**



The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands one can select a matching input

range and the signal offset can be compensated by programmable AC coupling or offset shifting.

## Software selectable input path

For each of the analog channels the user has the choice between two analog input paths. The "Buffered" path offers the highest flexibility when it comes to input ranges and termination. A software programmable 50 Ohm and 1 MOhm termination also allows to connect standard oscilloscope probes to the card. The "50 Ohm" path on the other hand provides the highest bandwidth and the best signal integrity with a fewer number of input ranges and a fixed 50 Ohm termination.


## Software selectable lowpass filter

Each analog channel contains a software selectable low-pass filter to limit the input bandwidth. Reducing the analog input bandwidth results in a lower total noise and can be useful especially with low voltage input signals.

### **Automatic on-board calibration**

Every channel of each card is calibrated in the factory before the board is shipped. However, to compensate for environmental variations like PC power supply, temperature and aging the software driver includes routines for automatic offset and gain calibration. This calibration is performed on all input ranges of the "Buffered" path and uses a high precision onboard calibration reference.


#### **Digital inputs**



This option acquires additional synchronous digital channels phasestable with the analog data. As standard a maximum of 3 addition-

al digital inputs are available on the front plate of the card using the multi-purpose I/O lines. An additional option offers 8 more digital channels.

## Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

#### **FIFO** mode

The FIFO or streaming mode is designed for continuous data transfer between the digitizer card and the PC memory. When mounted in a PCI Express x8 Gen 2 interface read streaming speeds of up to 3.4 GByte/s are possible. The control of the data stream is done automatically by the driver on interrupt request basis. The complete installed onboard memory is used to buffer the data, making the continuous streaming process extremely reliable.


## **Channel trigger**

The digitizers offer a wide variety of trigger modes. These include a standard triggering mode based on a signals level and slope, like that found in most oscilloscopes. It is also possible to define a window mode, with two trigger levels, that enables triggering when signals enter or exit the window. Each input has its own trigger circuit which can be used to setup conditional triggers based on logical AND/OR patterns. All trigger modes can be combined with a re-arming mode for accurate trigger recognition even on noisy signals.

## **External trigger input**

All boards can be triggered using up to two external analog or digital signals. One external trigger input has two analog comparators that can define an edge or window trigger, a hysteresis trigger or a rearm trigger. The other input has one comparator that can be used for standard edge and level triggers.


## **Multiple Recording**



The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in be-

tween. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.

#### **Gated Sampling**




The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level. In addition a pre-area before start

of the gate signal as well as a post area after end of the gate signal

can be acquired. The number of gate segments is only limited by the used memory and is unlimited when using FIFO mode.


#### **ABA** mode



The ABA mode combines slow continuous data recording with fast acquisition on trigger events. The ABA mode works like a slow data logger combined with a fast digitizer. The exact

position of the trigger events is stored as timestamps in an extra memory.

## Boxcar Average (high-resolution) mode




The Boxcar average or highresolution mode is a form of averaging. The ADC oversamples the signal and averages neighboring points together. This mode uses a real-time boxcar averaging algorthm that helps reducing random noise. It also can

yield a higher number of bits of resolution depening on the signal acquired. The averaging factor can be set in the region of 2 to 256. Averaged samples are stored as 32 bit values and can be processed by any software. The trigger detection is still running with full sampling speed allowing a very precise relation between acquired signal and the trigger.

#### 8 bit Sample reduction (low-resolution) mode

The cards and digitizerNETBOXes of the 44xx series allow to optionally reduce the resolution of the A/D samples from their native 14 bit or 16 bit down to 8bit resolution, such that each sample will only occupy one byte in memory instead of the standard two bytes required. This does not only enhance the size of the on-board memory from 2 GSamples to effectively 4 Gsamples, but also reduces the required bandwidth over the PCle bus and also to the storage devices, such as SSD or HDD.


## **Timestamp**



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, ex-

ternally synchronized to a radio clock, an IRIG-B a GPS receiver. Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.

## Firmware Option Block Average




The Block Average Module improves the fidelity of noisy repetitive signals. Multiple repetitive acquisitions with very small dead-time are accumulated and averaged. Random noise is reduced by the averaging process improving

the visibility of the repetitive signal. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

#### Firmware Option Block Statistics (Peak Detect)



The Block Statistics and Peak Detect Module implements a widely used data analysis and reduction technology in hardware. Each block is scanned for minimum and maximum peak and a summary including minimum, maximum, aver-


age, timestamps and position information is stored in memory. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

#### **External clock input and output**

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.

## Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

#### Star-Hub



The Star-Hub is an additional module allowing the phase stable synchronization of up to 8 boards of a kind in one system. Independent of the number of boards there is no phase delay between all channels. The Star-Hub distributes trigger and clock information between all boards to ensure all connected boards are running with the same clock and trigger. All trigger

sources can be combined with a logical OR allowing all channels of all cards to be the trigger source at the same time.

#### Multi-Purpose I/O 3 Standard + 8 Option



As standard each M4i.44xx card has 3 multi-purpose I/O lines. As an option a piggy-back module carries additional 8 multi-purpose input lines making up to 8 digtal inputs and 3 digital inputs/outputs. This option is available with the same SMA connectors, as are used by the analog channels and trigger and clock input.

The I/O lines can be used for up to 8 synchronous digital data acquisition channels and additionally for asynchronous digital I/O, and can also carry out additional status information.


#### **External Amplifiers**



For the acquisition of extremely small voltage levels with a high bandwidth a series of external amplifiers is available. Each of the one channel amplifiers is working with a fixed input impedance and allowsdepending on the bandwidth to select different amplification levels between x10 (20 dB) up to x1000 (60 dB). Us-

ing the external amplifiers of the SPA series voltage levels in the uV and mV area can be acquired.

## Firmware Option Digital Pulse Generator



The digital pulse generator option adds 4 internal independent digital pulse generators with programmable duty cycle, output frequency, delay and number of loops.

These digital pulse generators can be triggered by software, hardware trigger or can trig-

ger each other allowing to form complex pulse schemes to drive external equipment or experiments. The digital pulse generators can be output on the existing multi-XIO lines (X0, X1, ...) or can be used to trigger other pulse generators internally. Time resolution of the pulse generator depends on the cards type and the selected sampling rate and can be found in the technical data section.

The pulse generator option is a firmware option and can be later installed on all shipped cards.

## **Export Versions**

Special export versions of the products are available that do not fall under export control. Products fall under export control if their specification exceeds certain sampling rates at a given A/D resolution and if the product is shipped into a country where no general export authorization is in place.

The export versions of the products have a sampling rate limitation matching the export control list. An upgrade to the faster version is not possible. The sampling rate limitation is in place for both internal and external clock.

## **Technical Data**



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

## **Analog Inputs**

16 bit (441, 442, 447, 822, 827) 14 bit (445, 448, 825, 828) 130 MS/s up to 250 MS/s 400 MS/s and 500 MS/s Resolution Single-ended Input Type ADC Differential non linearity (DNL) ADC only ±0.5 LSB (14 Bit ADC), ±0.4 LSB (16 Bit ADC) ADC Integral non linearity (INL) ADC only ±2.5 LSB (14 Bit ADC), ±10.0 LSB (16 Bit ADC) ADC Word Error Rate (WER) max. sampling rate 10-12 Channel selection 1, 2, or 4 (maximum is model dependent) software programmable Bandwidth filter 20 MHz bandwidth with 3rd order Butterworth filtering activate by software Input Path Types software programmable **Buffered (high impedance) Path** 50  $\Omega$  (HF) Path software programmable Analog Input impedance 50 Ω 1 M $\Omega$  || 25 pF or 50  $\Omega$ Input Ranges software programmable ±500 mV, ±1 V, ±2.5 V, ±5 V ±200 mV, ±500 mV, ±1 V, ±2 V, ±5 V, ±10 V Programmable Input Offset Frontend HW-Version < V9 not available not available –100%..0% on all ranges except  $\pm 1$  V and  $\pm 10$  V -100%..0% on all ranges Programmable Input Offset Frontend HW-Version >= V9 AC/DC Input Coupling software programmable AC/DC Offset error (full speed) after warm-up and calibration < 0.1% of range < 0.1% of range Gain error (full speed) after warm-up and calibration < 1.0% of reading < 1.0% of reading Offset temperature drift after warm-up and calibration typical 5 ppm/°K typical 45 ppm/°K Gain temperature drift after warm-up and calibration Over voltage protection  $range \leq \pm 1\,V$ 2 Vrms  $\pm 5$  V (1 M $\Omega$ ), 5 Vrms (50  $\Omega$ ) Over voltage protection range ≥ ±2V 6 Vrms  $\pm 30$  V (1 M $\Omega$ ), 5 Vrms (50  $\Omega$ ) Max DC voltage if AC coupling active ±30 V ±30 V Bandwidth filter disabled: 0 ns Bandwidth filter enabled: 14.7 ns Relative input stage delay Bandwidth filter disabled: 3.8 ns Bandwidth filter enabled: 18.5 ns Crosstalk 1 MHz sine signal range ±1V ≤96 dB ≤93 dB Crosstalk 20 MHz sine signal range ±1V ≤82 dB ≤82 dB Crosstalk 1 MHz sine signal range ±5V ≤97 dB ≤85 dB Crosstalk 20 MHz sine signal range ±5V ≤82 dB ≤82 dB Calibration Internal Self-calibration is done on software command and corrects against the onboard references. Self-

calibration should be issued after warm-up time.

Calibration External External calibration calibrates the on-board references used in self-calibration. All calibration

constants are stored in nonvolatile memory. A yearly external calibration is recommended.

	M4i.441x M4x.441x DN2.441-xx DN6.441-xx	M4i.442x M4x.442x DN2.442-xx DN6.442-xx DN2.822-xx	M4i.445x M4x.445x DN2.445-xx DN6.445-xx DN2.825-xx	M4i.447x M4x.447x DN2.447-xx DN6.447-xx DN2.827-xx	M4i.448x M4x.448x DN2.448-xx DN6.448-xx DN2.828-xx
lower bandwidth limit (DC coupling)	0 Hz	0 Hz	0 Hz	0 Hz	0 Hz
lower bandwidth limit (AC coupled, 50 $\Omega$ )	< 30 kHz	< 30 kHz	< 30 kHz	< 30 kHz	< 30 kHz
lower bandwidth limit (AC coupled, 1 $M\Omega$ )	< 2 Hz	< 2 Hz	< 2 Hz	< 2 Hz	< 2 Hz
-3 dB bandwidth (HF path, AC coupled, 50 $\Omega$ )	65 MHz	125 MHz	250 MHz	125 MHz	250 MHz
Flatness within $\pm 0.5$ dB (HF path, AC coupled, 50 $\Omega$ )	40 MHz	80 MHz	160 MHz	80 MHz	160 MHz
-3 dB bandwidth (Buffered path, DC coupled, 1 M $\Omega$ )	50 MHz	85 MHz	85 MHz (V1.1) 125 MHz (V1.2)	85 MHz	125 MHz (V1.2)
-3 dB bandwidth (bandwidth filter enabled)	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz

## <u>Trigger</u>

Available trigger modes	software programmable	Channel Trigger, E	xternal, Software, Window, Re-Arm, Or/And, Delay, PXI (M4x only)
Channel trigger level resolution	software programmable	14 bit	
Trigger engines	, -	1 engine per chan	nel with two individual levels, 2 external triggers
	software programmable	Rising edge, falling	g edge or both edges
Trigger delay	software programmable	0 to (8GSamples -	16) = 8589934576 Samples in steps of 16 samples
Multi, Gate, ABA: re-arming time		40 samples (+ pro	grammed pretrigger)
Pretrigger at Multi, ABA, Gate, FIFO, Boxcar	software programmable	16 up to [8192 Sc	imples in steps of 16)
Posttrigger	software programmable	16 up to 8G samp	les in steps of 16 (defining pretrigger in standard scope mode)
Memory depth	software programmable	32 up to [installed	memory / number of active channels] samples in steps of 16
Multiple Recording/ABA segment size, Boxcar	software programmable	32 up to [installed	memory / 2 / active channels] samples in steps of 16
Trigger accuracy (all sources)		1 sample	
Boxcar (high-resolution) average factor	software programmable	2, 4, 8, 16, 32, 6	4, 128 or 256
Timestamp modes	software programmable	Standard, Startrese	et, external reference clock on XO (e.g. PPS from GPS, IRIG-B)
Data format		Std., Startreset:	64 bit counter, increments with sample clock (reset manually or on start)
		RefClock:	24 bit upper counter (increment with RefClock) 40 bit lower counter (increments with sample clock, reset with RefClock)
Extra data	software programmable	none, acquisition o	of X0/X1/X2 inputs at trigger time, trigger source (for OR trigger)

Rising edge, falling edge or both edges Trigger edge software programmable Size per stamp 128 bit = 16 bytes

External trigger Ext1 Ext0 External trigger impedance software programmable  $50~\Omega$  /1  $k\Omega$  $1~k\Omega$ External trigger coupling AC or DC fixed DC software programmable External trigger type Window comparator Single level comparator External input level  $\pm 10 \text{ V } (1 \text{ k}\Omega), \pm 2.5 \text{ V } (50 \Omega),$ ±10 V External trigger sensitivity (minimum required signal swing) 2.5% of full scale range 2.5% of full scale range = 0.5 V  $\pm 10~V$  in steps of 10~mVExternal trigger level software programmable  $\pm 10 \text{ V}$  in steps of 10 mVExternal trigger maximum voltage ±30V ±30 V External trigger bandwidth DC DC to 200 MHz 50 O n.a. DC to 200 MHz DC to 150 MHz  $1 k\Omega$ External trigger bandwidth AC 50 Ω 20 kHz to 200 MHz Minimum external trigger pulse width ≥ 2 samples ≥ 2 samples

<u>Clock</u>

Clock Modes internal PLL, external reference clock, Star-Hub sync (digitizerNETBOX and M4i only), PXI Refersoftware programmable

Internal clock accuracy ≤ **±**20 ppm

divider: maximum sampling rate divided by: 1, 2, 4, 8, 16, ... up to 131072 (full gain accuracy) Internal clock setup granularity standard clock mode

Internal clock setup granularity special clock mode only

1 Hz (reduced gain accuracy when using special clock mode), only available for single cards (no star-hub), for digitizerNETBOX only available for models with one internal digitizer. un-setable clock speeds: 17.5 MHz to 17.9 MHz, 35.1 MHz to 35.8 MHz, 70 MHz to 72 MHz, 140 MHz to 144 MHz, 281 MHz to 287 MHz Clock setup range gaps special clock mode only

 $\geq$  10 MHz and  $\leq$  1 GHz External reference clock range software programmable

External reference clock input impedance 50  $\Omega$  fixed External reference clock input coupling AC coupling External reference clock input edge Risina edae

External reference clock input type Single-ended, sine wave or square wave square wave External reference clock input swing 0.3 V peak-peak up to 3.0 V peak-peak External reference clock input swing 1.0 V peak-peak up to 3.0 V peak-peak sine wave

External reference clock input max DC voltage ±30 V (with max 3.0 V difference between low and high level)

External reference clock input duty cycle requirement 45% to 55%

Single-ended, 3.3V LVPECL Internal ADC clock output type

standard clock mode Internal ADC clock output frequency Fixed to maximum sampling rate/2 (250 MS/s, 200 MS/s, 125 MS/s, ...)

445x, 825 models (500 MS/s): ADC clock/2 in the range between 40 MS/s and 250 MS/s 448x, 828 models (400 MS/s): ADC clock/2 in the range between 40 MS/s and 200 MS/s 442x, 822 models (250 MS/s): ADC clock/2 in the range between 20 MS/s and 120 MS/s 447x, 827 models (180 MS/s): ADC clock/2 in the range between 20 MS/s and 90 MS/s 441x models (130 MS/s): ADC clock/2 in the range between 20 MS/s and 65 MS/s Internal ADC clock output frequency special clock mode

Star-Hub synchronization clock modes software selectable Standard clock mode with internal reference (maxmimum clock + divider),

Standard clock mode with external reference (maxmimum clock + divider)
special clock mode not allowed, except:
445 series (500 MS/s) can also run with 400 MS/s and divided clock for synchronization
442 series (250 MS/s) can also run with 180 MS/s and divided clock for synchronization

ABA mode clock divider for slow clock 16 up to (128k - 16) in steps of 16 software programmable

Channel to channel skew on one card < 60 ps (typical)

Skew between star-hub synchronized cards < 130 ps (typical, preliminary)

	M4i.441x M4x.441x DN2.441-xx DN6.441-xx	M4i.442x M4x.442x DN2.442-xx DN6.442-xx DN2.822-xx	M4i.445x M4x.445x DN2.445-xx DN6.445-xx DN2.825-xx	M4i.447x M4x.447x DN2.447-xx DN6.447-xx DN2.827-xx	M4i.448x M4x.448x DN2.448-xx DN6.448-xx DN2.828-xx
ADC Resolution	16 bit	16 bit	14 bit	16 bit	14 bit
max sampling clock	130 MS/s	250 MS/s	500 MS/s	180 MS/s	400 MS/s
min sampling clock (standard clock mode)	3.814 kS/s	3.814 kS/s	3.814 kS/s	3.814 kS/s	3.814 kS/s
min sampling clock (special clock mode)	0.610 kS/s	0.610 kS/s	0.610 kS/s	0.610 kS/s	0.610 kS/s

## Block Average Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x/DN6.44x/DN2.82x Series

Minimum Waveform Length		32 samples	32 samples
Minimum Waveform Stepsize		16 samples	16 samples
Maximum Waveform Length	1 channel active	128 kSamples	32 kSamples
Maximum Waveform Length	2 channels active	64 kSamples	16 kSamples
Maximum Waveform Length	4 or more channels active	32 kSamples	8 kSamples
Minimum Number of Averages		2	2
Maximum Number of Averages		65536 (64k)	65536 (64k)
Data Output Format	fixed	32 bit signed integer	32 bit signed integer
Re-Arming Time between waveforms		40 samples (+ programmed pretrigger)	40 samples (+ programmed pretrigger)
Re-Arming Time between end of average to start of next average		Depending on programmed segment length, max 100 $\mu s$	40 samples (+ programmed pretrigger)

Firmware ≥ V1.14 (since August 2015)

Firmware < V1.14

#### Block Statistics Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x/DN6.44x/DN2.82x Series

Minimum Waveform Length 32 samples Minimum Waveform Stepsize 16 samples

Maximum Waveform Length Standard Acquisition 2 GSamples / channels

Maximum Waveform Length FIFO Acquisition 2 GSamples

Data Output Format fixed 32 bytes statistics summary

Statistics Information Set per Waveform Average, Minimum, Maximum, Position Minimum, Position Maximum, Trigger Timestamp

Re-Arming Time between Segments 40 samples (+ programmed pretrigger)

## Multi Purpose I/O lines (front-plate)

Number of multi purpose lines three, named X0, X1, X2

Input: available signal types Asynchronous Digital-In, Synchronous Digital-In, Timestamp Reference Clock software programmable

Input: impedance 10  $k\Omega$  to 3.3 V -0.5 V to +4.0 V Input: maximum voltage level

Input: signal levels 3.3 V LVTTL (Low  $\leq$  0.8 V, High  $\geq$  2.0 V)

Input: bandwith 125 MHz

Output: available signal types software programmable Asynchronous Digital-Out, Trigger Output, Run, Arm, PLL Refclock, System Clock

Output: impedance 50 Ω 3.3 V LVTTL Output: signal levels

 $3.3V\ \text{LVTTL}$ , TTL compatible for high impedance loads

Output: drive strength Capable of driving 50  $\Omega$  loads, maximum drive strength ±48 mA

14bit or 16 bit ADC resolution sampling clock Output: update rate

Output: update rate 7 bit or 8 bit ADC resolution Current sampling clock ≤ 1.25 GS/s : sampling clock

Current sampling clock > 1.25 GS/s and  $\leq$  2.50 GS/s:  $\frac{1}{2}$  sampling clock Current sampling clock > 2.50 GS/s and  $\leq$  5.00 GS/s:  $\frac{1}{2}$  sampling clock

## Option M4i.xxxx-PulseGen

Number of internal pulse generators

Number of pulse generator output lines 3 (Existing multi-purpose outputs X0 to X2)

Time resolution of pulse generator Pulse generator's sampling rate is derived from instrument's sampling rate and value can be read

out. Maximum possible pulse generator update rate is 22xx: 156.25 MS/s (6.4 ns) 44xx: 125.00 MS/s (8.0 ns) 66xx: 156.25 MS/s (6.4 ns)

Programmable output modes Single-shot, multiple repetitions on trigger, gated Software, Card Trigger, Other Pulse Generator, XIO lines. Programmable trigger sources


Programmable trigger gate None, ARM state, RUN state Programmable length (frequency) 2 to 4G samples in steps of 1 (32 bit) Programmable width (duty cycle) 1 to 4G samples in steps of 1 (32 bit) Programmable delay 0 to 4G samples in steps of 1 (32 bit)

Programmable loops 0 to 4G samples in steps of 1 (32 bit) - 0 = infinite Output level of digital pulse generators Please see section of multi-purpose I/O lines

## **Frequency Response Plots**


## Frequency Response M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx

Sampling Rate 500 MS/s HF Path 50  $\Omega$ , AC coupling, no filter Buffered Path 1 M $\Omega$ , AC Coupling, no filter




## Frequency Response M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx

Sampling Rate 250 MS/s HF Path 50  $\Omega$ , AC coupling, no filter Buffered Path 1 M $\Omega$ , AC Coupling, no filter



## Frequency Response M4i.441x, M4x.441x, DN2.441-xx and DN6.441-xx

Sampling Rate 130 MS/s HF Path 50  $\Omega$ , AC coupling, no filter Buffered Path 1 M $\Omega$ , AC Coupling, no filter



## RMS Noise Level (Zero Noise), typical figures

	M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx, 14 Bit 500 MS/s M4i.448x, M4x.448x, DN2.448-xx, DN6.448-xx and DN2.828-xx, 14 Bit 400 MS/s													
Input Range	±20	0 mV	±50	0 mV	±	:1	±2	2 V	±2.	.5 V	±Ś	5 V	±1	0 V
Voltage resolution	24.4 μV		61.0 μV		122.1 μV		244.1 μV		305.2 μV		610.4 μV		1.2	2 mV
HF path, DC, fixed 50 $\Omega$			<1.9 LSB	<116 μV	<1.9 LSB	<232 μV			<1.9 LSB	<580 μV	<1.9 LSB	<1.16 mV		
Buffered path, full bandwidth	<3.8 LSB	<93 μV	<2.7 LSB	<165 μV	<2.1 LSB	<256 μV	<3.8 LSB	<928 μV			<2.7 LSB	<1.65 mV	<2.0 LSB	<2.44 mV
Buffered path, BW limit active	<2.2 LSB	<54 μV	<2.0 LSB	<122 μV	<2.0 LSB	<244 μV	<3.2 LSB	<781 μV			<2.3 LSB	<1.40 mV	<2.0 LSB	<2.44 mV

		M4i,442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx, 16 Bit 250 MS/s M4i,447x, M4x.447x, DN2.447-xx, DN6.447-xx and DN2.827-xx, 16 Bit 180 MS/s													
Input Range	±20	00 mV	±50	±500 mV		±500 mV ±1		±	2 V	±2	.5 V	±ć	5 V	±1	0 V
Voltage resolution	6.	1 μV	15.	.3 μV	30.5 μV		61.0 μV		76.3 μV		152.6 μV		305	.2 μV	
HF path, DC, fixed 50 $\Omega$			<6.9 LSB	<53 μV	<6.9 LSB	<211 μV			<6.9 LSB	<526 μV	<6.9 LSB	<1.05 mV			
Buffered path, full bandwidth	<11 LSB	<67 μV	<7.8 LSB	<119 μV	<7.1 LSB	<217 μV	<12 LSB	<732 μV			<8.1 LSB	<1.24 mV	<7.1 LSB	<2.17 mV	
Buffered path, BW limit active	<7.9 LSB	<48 μV	<7.0 LSB	<107 μV	<6.9 LSB	<211 μV	<9.8 LSB	<598 μV			<7.2 LSB	<1.10 mV	<7.1 LSB	<2.17 mV	

		M4i.441x, M4x.441x, DN2.441-xx and DN6.441-xx, 16 Bit 130 MS/s													
Input Range	±20	±200 mV		±500 mV		±1		±2 V		.5 V	±5 V		±1	0 V	
Voltage resolution (1)	6.	6.1 μV		15.3 μV		30.5 μV		61.0 μV		3 μV	152.6 μV		305	.2 μV	
HF path, DC, fixed 50 $\Omega$			<5.9 LSB	<90 μV	<5.9 LSB	<180 μV			<5.9 LSB	<450 μV	<5.9 LSB	<900 μV			
Buffered path, full bandwidth	<8.5 LSB	<52 μV	<6.5 LSB	<99 μV	<5.9 LSB	<180 μV	<11 LSB	<671 μV			<7.0 LSB	<1.07 mV	<6.1 LSB	<1.86 mV	
Buffered path, BW limit active	<7.0 LSB	<43 μV	<6.1 LSB	<93 μV	<5.9 LSB	<180 μV	<9.6 LSB	<586 μV			<6.7 LSB	<1.02 mV	<6.1 LSB	<1.86 mV	

# **Dynamic Parameters**

		M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx, 14 Bit 500 MS/s M4i.448x, M4x.448x, DN2.448-xx, DN6.448-xx and DN2.828-xx, 14 Bit 400 MS/s													
Input Path		HF pat	h, AC coupl	ed, fixed 50	Ohm Ohm		Buffer	ed path, BV	/ limit	Buffe	red path, ful	I BW			
Test signal frequency		10 A	ΛHz		40 MHz	70 MHz		10 MHz		10 MHz	40 MHz	70 MHz			
Input Range	±500mV	±1V	±2.5V	±5V	±1V	±1V	±200mV	±500mV	±1V	±500mV	±500mV	±500mV			
THD (typ) (dB	<-75.9 dB	<-75.8 dB	<-75.2 dB	<-74.8 dB	<-72.5 dB	<-67.4 dB	<-71.4 dB	<-72.1 dB	<-68.6 dB	<-65.0 dB	<-58.6 dB	<-54.4 dB			
SNR (typ) (dB)	>67.8 dB	>67.9 dB	>68.0 dB	>68.0 dB	>69.5 dB	>67.5 dB	>67.5 dB	>68.0 dB	>68.1 dB	>67.3 dB	>65.8 dB	>65.6 dB			
SFDR (typ), excl. harm. (dB)	>88.1 dB	>88.6 dB	>85.2 dB	>85.3 dB	>88.0 dB	>87.8 dB	>87.3 dB	>88.4 dB	>87.5 dB	>89.0 dB	>88.9 dB	>88.8 dB			
SFDR (typ), incl. harm. (dB)	>80.1 dB	>80.0 dB	>77.4 dB	>77.3 dB	>74.0 dB	>69.9 dB	>78.1 dB	>73.5 dB	>69.8 dB	>67.5 dB	>60.8 dB	>56.0 dB			
SINAD/THD+N (typ) (dB)	>67.2 dB	>67.2 dB	>67.2 dB	>67.2 dB	>67.7 dB	>64.4 dB	>66.5 dB	>66.6 dB	>65.3 dB	>63.9 dB	>57.9 dB	>54.0 dB			
ENOB based on SINAD (bit)	>10.9 bit	>10.9 bit	>10.9 bit	>10.9 bit	>10.9 bit	>10.4 bit	>10.7 bit	>10.8 bit	>10.6 bit	>10.3 bit	>9.3 bit	>8.7 bit			
ENOB based on SNR (bit)	>11.0 bit	>11.0 bit	>11.0 bit	>11.0 bit	>11.0 bit	>10.9 bit	>10.9 bit	>11.0 bit	>11.0 bit	>10.9 bit	>10.6 bit	>10.6 bit			

		M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx, 16 Bit 250 MS/s M4i.447x, M4x.447x, DN2.447-xx, DN6.447-xx and DN2.827-xx, 16 Bit 180 MS/s													
Input Path		HF pat	h, AC coupl	ed, fixed 50	Ohm	Buffer	ed path, BW	/ limit	Buffered path, full BW						
Test signal frequency	1 MHz		10 ۸	۸Hz		40 MHz		10 MHz		1 MHz	10 MHz	40 MHz			
Input Range	±1V	±500mV	±1V	±2.5V	±5V	±1V	±200mV	±500mV	±1V	±500mV	±500mV	±500mV			
THD (typ) (dB	<-73.1 dB	<-74.0 dB	<-74.1 dB	<-74.1 dB	<-74.1 dB	<-62.9 dB	<-73.2 dB	<-71.5 dB	<-69.0 dB	<-72.2 dB	<-67.5 dB	<49.8 dB			
SNR (typ) (dB)	>71.9 dB	>71.5 dB	>71.5 dB	>71.6 dB	>71.6 dB	>71.8 dB	>69.8 dB	>71.0 dB	>71.2 dB	>71.7 dB	>71.0 dB	>69.0 dB			
SFDR (typ), excl. harm. (dB)	>92.1 dB	>90.4 dB	>90.8 dB	>90.1 dB	>89.7 dB	>90.2 dB	>92.1 dB	>92.0 dB	>92.1 dB	>90.0 dB	>91.4 dB	>92.5 dB			
SFDR (typ), incl. harm. (dB)	>74.4 dB	>75.4 dB	>75.5 dB	>75.5 dB	>75.5 dB	>64.5 dB	>75.0 dB	>73.1 dB	>69.8 dB	>74.7 dB	>67.8 dB	>50.0 dB			
SINAD/THD+N (typ) (dB)	>69.8 dB	>69.6 dB	>69.6 dB	>69.6 dB	>69.6 dB	>62.2 dB	>68.5 dB	>68.2 dB	>67.0 dB	>68.8 dB	>66.4 dB	>48.9 dB			
ENOB based on SINAD (bit)	>11.3 bit	>11.2 bit	>11.2 bit	>11.3 bit	>11.3 bit	>10.0 bit	>11.1 bit	>11.0 bit	>10.8 bit	>11.1 dB	>10.7 bit	>7.8 bit			
ENOB based on SNR (bit)	>11.7 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 dB	>11.3 bit	>11.5 bit	>11.5 bit	>11.6 dB	>11.5 bit	>11.2 bit			


	M4i.441x, M4x.441x, DN2.441-xx and DN6.441-xx, 16 Bit 130 MS/s											
Input Path	HF path, AC coupled, fixed 50 Ohm					Buffered path, BW limit			Buffered path, full BW			
Test signal frequency	1 MHz	10 MHz				10 MHz			1 MHz	10 MHz		
Input Range	±1V	±500mV	±1V	±2.5V	±5V		±200mV	±500mV	±1V	±500mV	±500mV	
THD (typ) (dB	<-72.6 dB	<-77.8 dB	<-77.5 dB	<-77.3 dB	<-77.1 dB		<-74.5 dB	<-73.9 dB	<-70.1 dB	<-73.5 dB	<73.4 dB	
SNR (typ) (dB)	>72.2 dB	>71.8 dB	>71.9 dB	>72.0 dB	>72.0 dB		>69.8 dB	>71.2 dB	>71.3 dB	>71.1 dB	>71.0 dB	
SFDR (typ), excl. harm. (dB)	>92.4 dB	>97.0 dB	>96.0 dB	>95.2 dB	>94.8 dB		>89.0 dB	>94.0 dB	>94.5 dB	>88.8 dB	>93.5 dB	
SFDR (typ), incl. harm. (dB)	>73.7 dB	>78.6 dB	>78.2 dB	>75.2 dB	>75.1 dB		>77.6 dB	>77.8 dB	>71.5 dB	>74.7 dB	>73.1 dB	
SINAD/THD+N (typ) (dB)	>69.4 dB	>70.8 dB	>70.8 dB	>70.9 dB	>70.8 dB		>69.0 dB	>69.7 dB	>68.2 dB	>69.2 dB	>69.2 dB	
ENOB based on SINAD (bit)	>11.2 bit	>11.5 bit	>11.5 bit	>11.5 bit	>11.5 bit		>11.2 bit	>11.3 bit	>11.0 bit	>11.2 bit	>11.2 bit	•
ENOB based on SNR (bit)	>11.7 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 bit		>11.3 bit	>11.5 bit	>11.5 bit	>11.6 bit	>11.6 bit	

Dynamic parameters are measured at  $\pm 1~V$  input range (if no other range is stated) and  $50\Omega$  termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.


## **Noise Floor Plots (open inputs)**

M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx, DN2.825-xx Sampling Rate 500 MS/s M4i.442x, M4x.442x, DN2.442-xx , DN6.442-xx, DN2.822-xx Sampling Rate 250 MS/s M4i.441x, M4x.441x, DN2.441-xx, DN6.441-xx Sampling Rate 130 MS/s

Buffered Path 1 M $\Omega$ , AC ±1 V range



 $\begin{array}{l} \text{HF Path} \\ \text{50 } \Omega \text{, AC} \\ \text{\pm500 mV} \end{array}$ 



## Option M4i.44xx-DigSMA

Number of additional multi purpose I/O lines

Card width with installed option

Connectors on additional secondary bracket

Input: signal levels Input: impedance

Input: maximum voltage level Input: maximum bandwidth

Input: available signal types

Output: available signal types

8 (X3 to X10)

Requires one additional slot left of the main card's bracket, on "solder side" of the PCIe card

8 x SMA female 3.3 V LVTTL 10 k $\Omega$  to 3.3 V -0.5 V to +4.0 V

125 MHz

software programmable Synchronous Digital-In, Asynchronous Digital-In

none, option 44xx-DigSMA provides additional inputs only

#### **Connectors**

Analog Inputs/Analog Outputs SMA female (one for each single-ended input) Cable-Type: Cab-3mA-xx-xx Trigger 0 Input SMA female Cable-Type: Cab-3mA-xx-xx Clock Input SMA female Cable-Type: Cab-3mA-xx-xx MMCX female Cable-Type: Cab-1 m-xx-xx Trigger 1 Input Clock Output MMCX female Cable-Type: Cab-1 m-xx-xx Multi Purpose I/O MMCX female (3 lines) Cable-Type: Cab-1 m-xx-xx

## **Connection Cycles**

All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers.

 SMA connector
 500 connection cycles

 MMCX connector
 500 connection cycles

 PCle connector
 50 connection cycles

 PCle power connector
 30 connection cycles

## **Environmental and Physical Details**

Dimension (Single Card)  $L \times H \times W$ : 241 mm ( $^{3}$ /4 PCle length)  $\times$  107 mm  $\times$  20 mm (single slot width)

Dimension (Card with option SH8tm installed) 241 mm (3/4 PCle length) x 107 mm x 40 mm (double slot width, extends W by 1 slot right

of the main card's bracket, on "component side" of the PCIe card.)

Dimension (Card with option SH8ex installed) Extends L to 312 mm (full PCle length) x 107 mm x 20 mm (single slot width)

241 mm ( $^{34}$  PCle length) x  $^{107}$  mm x 40 mm (double slot width, extends W by 1 slot left of the main card's bracket, on "solder side" of the PCle card.) Dimension (Card with option M4i.44xx-DigSMA

Weight (M4i.44xx series) maximum 290 g Weight (M4i.22xx, M4i.23xx, M4i.66xx, M4i.77xx series) 420 g Weight (Option star-hub -sh8ex, -sh8tm) including 8 sync cables 130 g Weight (Option M4i.44xx-DigSMA) 320 g Warm up time 10 minutes

0°C to 50°C Operating temperature -10°C to 70°C Storage temperature 10% to 90% Humidity

Dimension of packing 1 or 2 cards 470 mm x 250 mm x 130 cm

Volume weight of packing 1 or 2 cards

## **PCI Express specific details**

PCIe slot type x8 Generation 2 (Gen2)

PCle slot compatibility (physical) x8/x16

PCle slot compatibility (electrical) x1, x2, x4, x8, x16 with PCle Gen1, Gen2, Gen3, Gen4 or Gen5

Sustained streaming mode (Card-to-System): M4i.22xx, M4i.23xx, M4i.44xx, M4i.77xx > 3.4 GB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCle x8 Gen2)

Sustained streaming mode (System-to-Card):

(measured with a chipset supporting a TLP size of 256 bytes, using PCle x8 Gen2) M4i 66xx

## **Certification, Compliance, Warranty**

According to EN ISO/IEC 17050-1:2010

EMC Compliance Compliant with CE Mark

Electromagnetic Compatibility Directive 2014/30/EU (EMC)
Applied Standards:

EN 55032: 2016 (CISPR 32) EN 61000-4-2: 2009 (IEC 61000-4-2) EN 61000-4-3: 2011 (IEC 61000-4-3)

Safety Compliance

Compliant with CE Mark Low Voltage Directive 2014/35/EU (IVD) Applied Standards: IEC 61010-1: 2010 / EN 61010-1: 2010

RoHS Directive 2015/863/EC RoHS Directive 2011/65/EC (RoHS II) RoHS Directive 2002/95/EC (RoHS)

**REACH Compliance** REACH directive 2006/1907/EC Product warranty 5 years starting with the day of delivery

Life-time, free of charge Software and firmware updates

## **Power Consumption**

RoHS Compliance


## PCI EXPRESS

	3.3 V	12 V	iotai
M4i.4410-x8, M4i.4420-x8, M4i.4470-x8	0.2 A	2.2 A	27 W
M4i.4411-x8, M4i.4421-x8, M4i.4471-x8	0.2 A	2.7 A	33 W
M4i.4450-x8, M4i.4480-x8	0.2 A	2.2 A	27 W
M4i.4451-x8, M4i.4481-x8	0.2 A	2.9 A	35 W

## **MTBF**

MTBF 200000 hours

# Hardware block diagram



## **Order Information**

The card is delivered with 2 GSample on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, Boxcar Average (High-Resolution), ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, .NET, Delphi, Java, Python, Julia and a Base license of the oscilloscope software SBench 6 are included.

## Adapter cables are not included. Please order separately!

PCI Express x8	Order no.	A/D Resolution	Standard mem	1 channel	2 channels	4 channels				
	M4i.4410-x8	16 Bit	2 GSample	130 MS/s	130 MS/s		Discontinued			
	M4i.4411-x8	16 Bit	2 GSample	130 MS/s	130 MS/s	130 MS/s	Discontinued			
	M4i.4420-x8	16 Bit	2 GSample	250 MS/s	250 MS/s					
	M4i.4421-x8	16 Bit	2 GSample	250 MS/s	250 MS/s	250 MS/s				
	M4i.4450-x8	14 Bit	2 GSample	500 MS/s	500 MS/s					
	M4i.4451-x8	14 Bit	2 GSample	500 MS/s	500 MS/s	500 MS/s				
Export Versions	M4i.4470-x8	16 Bit	2 GSample	180 MS/s	180 MS/s					
	M4i.4471-x8	16 Bit	2 GSample	180 MS/s	180 MS/s	180 MS/s				
	M4i.4480-x8	14 Bit	2 GSample	400 MS/s	400 MS/s					
	M4i.4481-x8	14 Bit	2 GSample	400 MS/s	400 MS/s	400 MS/s				
<b>Options</b>	Order no.	Option								
-	M4i.44xx-DigSMA (1)	8 additional synchronous digital inputs on SMA connectors on front-panel, needs separate slot bracket on back-side. Cannot be mounted in parallel with star-hub								
<b>Options</b>	Order no.	Option								
	M4i.xxxx-SH8ex (1)	Synchronization Star-Hub for up to 8 cards (extension), only one slot width, extension of the card to full PCI Express length (312 mm). 8 synchronization cables included.								
	M4i.xxxx-SH8tm (1)	Synchronization Star-Hub for up to 8 cards (top mount), two slots width, top mounted on card. 8 synchronization cables included.  Upgrade for M4i.xxxx: Later installation of option Star-Hub								
	M4i-upgrade									

Firmware Options	Order no.	Option										
	M4i.xxxx-spavg M4i.xxxx-spstat		ocessing Firmware O ocessing Firmware O									
	M4i.xxxx-PulseGen	Firmware Option: adds 4 freely programmable digital pulse generators that use the XIO lines for out- put (later installation by firmware -upgrade available)										
Services	Order no.											
	Recal	Recalibration at Spectrum incl. calibration protocol										
Standard Cables			Order no.									
	for Connections	Length	to BNC male	to BNC female	to SMA male	to SMA female	to SMB female					
	Analog/Clock-In/Trig-In	80 cm	Cab-3mA-9m-80	Cab-3mA-9f-80	Cab-3mA-3mA-80		Cab-3f-3mA-80					
	Analog/Clock-In/Trig-In	200 cm	Cab-3mA-9m-200	Cab-3mA-9f-200	Cab-3mA-3mA-200		Cab-3f-3mA-200					
	Probes (short)	5 cm		Cab-3mA-9f-5								
	Clk-Out/Trig-Out/Extra	80 cm	Cab-1 m-9 m-80	Cab-1 m-9f-80	Cab-1m-3mA-80	Cab-1m-3fA-80	Cab-1 m-3f-80					
	Clk-Out/Trig-Out/Extra	200 cm	Cab-1 m-9 m-200	Cab-1 m-9f200	Cab-1m-3mA-200	Cab-1m-3fA-200						
	Information				4 cables and have a n e recommend the low l		of 0.3 dB/m at 100 MHz and HF					
Low Loss Cables	Order No.	Option										
	CHF-3mA-3mA-200											
	CHF-3mA-9m-200 Low loss cables SMA male to BNC male 200 cm											
	Information	The low loss adapter cables are based on MF141 cables and have an attenuation of 0.3 dB/m at 500 MHz and 0.5 dB/m at 1.5 GHz. They are recommended for signal frequencies of 200 MHz and above.										
<u>Amplifiers</u>	Order no.	Bandwid	h Connection	Input Imped	lance Coupling	Amplification						
	SPA.1412 (2)	200 MH	z BNC	1 MOhm	AC/DC	x10/x100 (20/40	) dB)					
	SPA.1411 (2)	200 MH	z BNC	50 Ohm	AC/DC	x10/x100 (20/40	) dB)					
	SPA.1232 (2)	10 MHz	BNC	1 MOhm	AC/DC	x100/x1000 (40/	′60 dB)					
	SPA.1231 (2)	10 MHz	BNC	50 Ohm	AC/DC	x100/x1000 (40/	′60 dB)					
	Information	External Amplifiers with one channel, BNC/SMA female connections on input and output, manually adjustable offset, ually switchable settings. An external power supply for 100 to 240 VAC is included. Please be sure to order an adapt cable matching the amplifier connector type and matching the connector type for your A/D card input.										
Software SBenchó	Order no.											
	SBench6	Base vers	ion included in delive	ery. Supports stando	ard mode for one card.							
	SBenchó-Pro Professional version for one card: FIFO mode, export/import, calculation functions											
	SBench6-Multi											
	Volume Licenses	Please as	k Spectrum for detail	s.								
Software Options	Order no.											
	SPc-RServer	Remote Server Software Package - LAN remote access for M2i/M3i/M4i/M4x/M2p/M5i cards										
	SPc-SCAPP Spectrum's CUDA Access for Parallel Processing - SDK for direct data transfer between Spectrum card and CUDA GPU. Includes RDMA activation and examples.											

 $<sup>\</sup>ensuremath{^{\{1\}}}$  : Just one of the options can be installed on a card at a time.

## Technical changes and printing errors possible

Technical changes and printing errors possible

SBench, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows 98, Windows NT, Windows 2000, Windows XP, Windows 10 and Windows 11 are trademarks of Microsoft Corporation. LabVIEW, DASYlab, Diadem and LabWindows/CVI are trademarks/registered trademarks of Microsoft Orgonation. MATIAB is a trademarked trademark of the Mathworks, Inc. Delph in and C++ Builder are trademarks of progistered trademarks of Endemarks of Ende

 $<sup>^{(2)}</sup>$ : Third party product with warranty differing from our export conditions. No volume rebate possible.